ugBASIC 1.18
An isomorphic BASIC language compiler for retrocomputers
Loading...
Searching...
No Matches
bank_read.c
Go to the documentation of this file.
1/*****************************************************************************
2 * ugBASIC - an isomorphic BASIC language compiler for retrocomputers *
3 *****************************************************************************
4 * Copyright 2021-2026 Marco Spedaletti (asimov@mclink.it)
5 *
6 * Licensed under the Apache License, Version 2.0 (the "License");
7 * you may not use this file except in compliance with the License.
8 * You may obtain a copy of the License at
9 *
10 * http://www.apache.org/licenses/LICENSE-2.0
11 *
12 * Unless required by applicable law or agreed to in writing, software
13 * distributed under the License is distributed on an "AS IS" BASIS,
14 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
15 * See the License for the specific language governing permissions and
16 * limitations under the License.
17 *----------------------------------------------------------------------------
18 * Concesso in licenza secondo i termini della Licenza Apache, versione 2.0
19 * (la "Licenza"); è proibito usare questo file se non in conformità alla
20 * Licenza. Una copia della Licenza è disponibile all'indirizzo:
21 *
22 * http://www.apache.org/licenses/LICENSE-2.0
23 *
24 * Se non richiesto dalla legislazione vigente o concordato per iscritto,
25 * il software distribuito nei termini della Licenza è distribuito
26 * "COSÌ COM'È", SENZA GARANZIE O CONDIZIONI DI ALCUN TIPO, esplicite o
27 * implicite. Consultare la Licenza per il testo specifico che regola le
28 * autorizzazioni e le limitazioni previste dalla medesima.
29 ****************************************************************************/
30
31/****************************************************************************
32 * INCLUDE SECTION
33 ****************************************************************************/
34
35#include "../../ugbc.h"
36
49void bank_read_semi_var( Environment * _environment, int _bank, int _address1, char * _address2, int _size ) {
50
51 deploy_preferred( duff, src_hw_6809_duff_asm );
52 deploy_preferred( msc1, src_hw_6809_msc1_asm );
53 deploy_preferred( bank, src_hw_pc128op_bank_asm );
54
55 int realAddress = _address1;
56
57 outline0("; bank read sv")
58 outline1("LDB #$%2.2x", _bank );
59 outline1("LDY #$%4.4x", realAddress );
60 outline1("LDX #%s", _address2 );
61
62 switch( _size ) {
63 case 1:
64 outline0("JSR BANKREAD1");
65 _environment->bankAccessOptimization.read1 = 1;
66 break;
67 case 2:
68 outline0("JSR BANKREAD2");
69 _environment->bankAccessOptimization.read2 = 1;
70 break;
71 case 4:
72 outline0("JSR BANKREAD4");
73 _environment->bankAccessOptimization.read4 = 1;
74 break;
75 default:
76 outline1("LDU #$%4.4x", _size );
77 outline0("JSR BANKREAD");
78 _environment->bankAccessOptimization.readn = 1;
79 break;
80
81 }
82 outline0("; end bank read");
83
84}
85
98void bank_read_vars( Environment * _environment, char * _bank, char * _address1, char * _address2, char * _size ) {
99
100 deploy_preferred( duff, src_hw_6809_duff_asm );
101 deploy_preferred( msc1, src_hw_6809_msc1_asm );
102 deploy_preferred( bank, src_hw_pc128op_bank_asm );
103
104 Variable * bank = variable_retrieve_or_define( _environment, _bank, VT_BYTE, 0 );
105 Variable * address1 = variable_retrieve_or_define( _environment, _address1, VT_ADDRESS, 0 );
106 Variable * address2 = variable_retrieve_or_define( _environment, _address2, VT_ADDRESS, 0 );
107 Variable * size = variable_retrieve_or_define( _environment, _size, VT_WORD, 0 );
108
109 address2->bankReadOrWrite = 1;
110
111 outline0("; bank read rv")
112 outline1("LDB %s", bank->realName );
113 outline1("LDY %s", address1->realName );
114 outline1("LDX %s", address2->realName );
115 outline1("LDU %s", size->realName );
116 outline0("JSR BANKREAD");
117 _environment->bankAccessOptimization.readn = 1;
118 outline0("; end bank read");
119
120}
121
122void bank_read_vars_direct( Environment * _environment, char * _bank, char * _address1, char * _address2, char * _size ) {
123
124 deploy_preferred( duff, src_hw_6809_duff_asm );
125 deploy_preferred( msc1, src_hw_6809_msc1_asm );
126 deploy_preferred( bank, src_hw_pc128op_bank_asm );
127
128 Variable * bank = variable_retrieve_or_define( _environment, _bank, VT_BYTE, 0 );
129 Variable * address1 = variable_retrieve_or_define( _environment, _address1, VT_ADDRESS, 0 );
130 Variable * size = variable_retrieve_or_define( _environment, _size, VT_WORD, 0 );
131
132 if ( variable_exists_by_realname( _environment, _address2 ) ) {
133 Variable * address2 = variable_retrieve_by_realname( _environment, _address2 );
134 address2->bankReadOrWrite = 1;
135 }
136
137 outline0("; bank read rvd")
138 outline1("LDB %s", bank->realName );
139 outline1("LDY %s", address1->realName );
140 outline1("LDX #%s", _address2 );
141 outline1("LDU %s", size->realName );
142 outline0("JSR BANKREAD");
143 _environment->bankAccessOptimization.readn = 1;
144 outline0("; end bank read");
145
146}
147
148void bank_read_vars_direct_size( Environment * _environment, char * _bank, char * _address1, char * _address2, int _size ) {
149
150 deploy_preferred( duff, src_hw_6809_duff_asm );
151 deploy_preferred( msc1, src_hw_6809_msc1_asm );
152 deploy_preferred( bank, src_hw_pc128op_bank_asm );
153
154 Variable * bank = variable_retrieve_or_define( _environment, _bank, VT_BYTE, 0 );
155 Variable * address1 = variable_retrieve_or_define( _environment, _address1, VT_ADDRESS, 0 );
156
157 if ( variable_exists_by_realname( _environment, _address2 ) ) {
158 Variable * address2 = variable_retrieve_by_realname( _environment, _address2 );
159 address2->bankReadOrWrite = 1;
160 }
161
162 outline0("; bank read rvd")
163 outline1("LDB %s",bank->realName );
164 outline1("LDY %s", address1->realName );
165 outline1("LDX #%s", _address2 );
166 switch( _size ) {
167 case 1:
168 outline0("JSR BANKREAD1");
169 _environment->bankAccessOptimization.read1 = 1;
170 break;
171 case 2:
172 outline0("JSR BANKREAD2");
173 _environment->bankAccessOptimization.read2 = 1;
174 break;
175 case 4:
176 outline0("JSR BANKREAD4");
177 _environment->bankAccessOptimization.read4 = 1;
178 break;
179 default:
180 outline1("LDU #$%4.4x", _size );
181 outline0("JSR BANKREAD");
182 _environment->bankAccessOptimization.readn = 1;
183 break;
184
185 }
186 outline0("; end bank read");
187
188}
189
190void bank_read_vars_bank_direct_size_vars( Environment * _environment, int _bank, char * _address1, char * _address2, int _size ) {
191
192 deploy_preferred( duff, src_hw_6809_duff_asm );
193 deploy_preferred( msc1, src_hw_6809_msc1_asm );
194 deploy_preferred( bank, src_hw_pc128op_bank_asm );
195
196 Variable * address1 = variable_retrieve_or_define( _environment, _address1, VT_ADDRESS, 0 );
197
198 if ( variable_exists_by_realname( _environment, _address2 ) ) {
199 Variable * address2 = variable_retrieve_by_realname( _environment, _address2 );
200 address2->bankReadOrWrite = 1;
201 }
202
203 outline0("; bank read rvd")
204 outline1("LDB #$%2.2x", _bank );
205 outline1("LDY %s", address1->realName );
206 outline1("LDX #%s", _address2 );
207 switch( _size ) {
208 case 1:
209 outline0("JSR BANKREAD1");
210 _environment->bankAccessOptimization.read1 = 1;
211 break;
212 case 2:
213 outline0("JSR BANKREAD2");
214 _environment->bankAccessOptimization.read2 = 1;
215 break;
216 case 4:
217 outline0("JSR BANKREAD4");
218 _environment->bankAccessOptimization.read4 = 1;
219 break;
220 default:
221 outline1("LDU #$%4.4x", _size );
222 outline0("JSR BANKREAD");
223 _environment->bankAccessOptimization.readn = 1;
224 break;
225
226 }
227 outline0("; end bank read");
228
229}
230
231void bank_read_vars_bank_direct_size( Environment * _environment, int _bank, char * _address1, char * _address2, int _size ) {
232
233 deploy_preferred( duff, src_hw_6809_duff_asm );
234 deploy_preferred( msc1, src_hw_6809_msc1_asm );
235 deploy_preferred( bank, src_hw_pc128op_bank_asm );
236
237 Variable * address1 = variable_retrieve_or_define( _environment, _address1, VT_ADDRESS, 0 );
238 Variable * address2 = variable_retrieve( _environment, _address2 );
239
240 address2->bankReadOrWrite = 1;
241
242 outline0("; bank read rvd")
243 outline1("LDB #$%2.2x", _bank );
244 outline1("LDY %s", address1->realName );
245 outline1("LDX #%s", address2->realName );
246 switch( _size ) {
247 case 1:
248 outline0("JSR BANKREAD1");
249 _environment->bankAccessOptimization.read1 = 1;
250 break;
251 case 2:
252 outline0("JSR BANKREAD2");
253 _environment->bankAccessOptimization.read2 = 1;
254 break;
255 case 4:
256 outline0("JSR BANKREAD4");
257 _environment->bankAccessOptimization.read4 = 1;
258 break;
259 default:
260 outline1("LDU #$%4.4x", _size );
261 outline0("JSR BANKREAD");
262 _environment->bankAccessOptimization.readn = 1;
263 break;
264
265 }
266 outline0("; end bank read");
267
268}
269
variable_retrieve
Variable * variable_retrieve(Environment *_environment, char *_name)
Definition _infrastructure.c:988
variable_retrieve_or_define
Variable * variable_retrieve_or_define(Environment *_environment, char *_name, VariableType _type, int _value)
Definition _infrastructure.c:1040
variable_exists_by_realname
int variable_exists_by_realname(Environment *_environment, char *_name)
Definition _infrastructure.c:1000
variable_retrieve_by_realname
Variable * variable_retrieve_by_realname(Environment *_environment, char *_name)
Definition _infrastructure.c:967
size
int size
Definition _optimizer.c:678
bank_read_semi_var
void bank_read_semi_var(Environment *_environment, int _bank, int _address1, char *_address2, int _size)
Emit ASM code for instruction BANK READ ....
Definition bank_read.c:50
bank_read_vars_bank_direct_size
void bank_read_vars_bank_direct_size(Environment *_environment, int _bank, char *_address1, char *_address2, int _size)
Definition bank_read.c:218
bank_read_vars_direct_size
void bank_read_vars_direct_size(Environment *_environment, char *_bank, char *_address1, char *_address2, int _size)
Definition bank_read.c:169
bank_read_vars
void bank_read_vars(Environment *_environment, char *_bank, char *_address1, char *_address2, char *_size)
Emit ASM code for instruction BANK READ ....
Definition bank_read.c:107
bank_read_vars_direct
void bank_read_vars_direct(Environment *_environment, char *_bank, char *_address1, char *_address2, char *_size)
Definition bank_read.c:138
bank_read_vars_bank_direct_size_vars
void bank_read_vars_bank_direct_size_vars(Environment *_environment, int _bank, char *_address1, char *_address2, int _size)
Definition bank_read.c:178
_BankAccessOptimization::read1
int read1
Definition ugbc.h:2093
_BankAccessOptimization::read4
int read4
Definition ugbc.h:2095
_BankAccessOptimization::readn
int readn
Definition ugbc.h:2096
_BankAccessOptimization::read2
int read2
Definition ugbc.h:2094
_Environment::bankAccessOptimization
BankAccessOptimization bankAccessOptimization
Definition ugbc.h:3269
_Variable::bankReadOrWrite
int bankReadOrWrite
Definition ugbc.h:1181
_Variable::realName
char * realName
Definition ugbc.h:982
Variable
struct _Variable Variable
Structure of a single variable.
Environment
struct _Environment Environment
Structure of compilation environment.
VT_WORD
@ VT_WORD
Definition ugbc.h:455
VT_BYTE
@ VT_BYTE
Definition ugbc.h:450
VT_ADDRESS
@ VT_ADDRESS
Definition ugbc.h:465
deploy_preferred
#define deploy_preferred(s, e)
Definition ugbc.h:4299
outline0
#define outline0(s)
Definition ugbc.h:4252
outline1
#define outline1(s, a)
Definition ugbc.h:4253